

1 2. (Amended) A semiconductor device according to Claim 1, wherein said end face of said
2 conductor protective layer is formed inside said end face of said stress cushioning layer.

1 3. (Amended) A semiconductor device according to Claim 1, wherein said end face of said
2 conductor protective layer is formed outside said end face of said stress cushioning layer.

1 4. (Amended) A semiconductor device according to any one of Claims 1, 2, and 3, wherein
2 an end area of said stress cushioning layer is formed so as to become tapered and thinner toward said
3 end face of said stress cushioning layer.

1 5. (Amended) A semiconductor device comprising semiconductor elements obtained by
2 cutting a semiconductor wafer having an integrated circuit and an electrode pad formed on one side
3 along a cutting scribe line, a semiconductor element protective layer installed on said semiconductor
4 elements, a stress cushioning layer installed on said semiconductor element protective layer, a first
5 opening formed in said semiconductor element protective layer on said electrode pad, a second opening
6 formed in said stress cushioning layer on said electrode pad, a lead wire portion extending to a top of
7 said stress cushioning layer through said first opening and said second opening respectively from said
8 electrode pad, external electrodes arranged on said lead wire portion on top of said stress cushioning
9 layer, and a conductor protective layer installed on said stress cushioning layer excluding said external
10 electrodes arranged on said lead wire portion, wherein said semiconductor element protective layer,
11 said stress cushioning layer, said lead wire portion, said conductor protective layer, and said external

12 electrodes have means for forming each end face on an end surface of said semiconductor elements
13 inside said cutting scribe line and exposing a range from said end face on said end surface of said
14 semiconductor elements to an inside of said cutting scribe line.

1 6. (Amended) A semiconductor device according to Claim 5, wherein said end face of said
2 conductor protective layer is formed inside said end face of said stress cushioning layer.

C2
1
2 7. (Amended) A semiconductor device according to Claim 5, wherein said end face of said
conductor protective layer is formed outside said end face of said stress cushioning layer.

1 8. (Amended) A semiconductor device according to Claim 6 or Claim 7, wherein said end
2 face of said semiconductor element protective layer is formed outside said end face of said stress
3 cushioning layer.

1 9. (Amended) A semiconductor device according to Claim 6 or Claim 7, wherein said end
2 face of said semiconductor element protective layer is formed inside said end face of said stress
3 cushioning layer.

1 10. (Amended) A semiconductor device according to anyone of Claims 5, 6, and 7, wherein
2 an end area of said stress cushioning layer is formed so as to become tapered and thinner toward said
3 end face of said stress cushioning layer.

²⁸
~~11.~~ A semiconductor device according to Claim 1, wherein said stress cushioning layer is comprised of a pasty polyimide material.

²⁹
~~12.~~ A semiconductor device according Claim 1, wherein said stress cushioning layer is made of a low elastomeric material selected from one of fluororubber, silicone rubber, silicon fluoride rubber, acrylic rubber, silicone fluoride rubber, acrylic rubber, hydrogenated nitride rubber, ethylene propylene rubber, chlorosulfonated polystyrene, epichlorohydrin rubber, butyl rubber, urethane rubber, polycarbonate/acrylonitrile butadiene styrene alloy, polysiloxane dimethyl terephthalate/polyethylene terephthalate copolymer polybutylene terephthalate/polycarbonate alloy, polytetrafluoroethylene, fluorinated ethylene propylene, polyarylate, polyamide/acrylonitrile butadiene styrene alloy, denatured epoxy, denatured polyolefin, and siloxane denatured polyamide-imide.

³⁰
~~13.~~ A semiconductor device according to Claim 5, wherein said stress cushioning layer is comprised of a pasty polyimide material.

³¹
~~14.~~ A semiconductor device according Claim 5, wherein said stress cushioning layer is made of a low elastomeric material selected from one of fluororubber, silicone rubber, silicon fluoride rubber, acrylic rubber, silicone fluoride rubber, acrylic rubber, hydrogenated nitride rubber, ethylene propylene rubber, chlorosulfonated polystyrene, epichlorohydrin rubber, butyl rubber, urethane rubber, polycarbonate/acrylonitrile butadiene styrene alloy, polysiloxane dimethyl terephthalate/polyethylene terephthalate copolymer polybutylene terephthalate/polycarbonate alloy, polytetrafluoroethylene,

7 fluorinated ethylene propylene, polyarylate, polyamide/acrylonitrile butadiene styrene alloy, denatured
8 epoxy, denatured polyolefin, and siloxane denatured polyamide-imide.

1 ³²
16. A semiconductor device according to Claim 5, wherein said semiconductor element
2 protective layer is made of a material selected from one of polyimide, polycarbonate, polyester,
3 polytetrafluoroethylene, polyethylene, polypropylene, polyvinylidene fluoride, cellulose acetate,
4 polysulfone, polyacrylonitrile, polyamide, polyamide-imide, epoxy, maleic-imide, phenol, cyanate,
5 polyolefin, and polyurethane.

CA cont
2 ³³
17. A semiconductor device, comprising:
3 at least one semiconductor element including an electrode pad formed on one side along a cutting
4 scribe line;
5 a stress cushioning layer formed on said semiconductor element;
6 a lead wire portion extending from said electrode pad to a top of said stress cushioning layer
7 through an opening formed in said stress cushioning layer on said electrode pad;
8 external electrodes installed on said lead wire portion on top of said stress cushioning layer; and
9 a conductor protective layer installed on said stress cushioning layer excluding said external
10 electrodes arranged on said lead wire portion,
11 wherein said stress cushioning layer, said lead wire portion, said conductor protective layer, and
12 said external electrodes include means for forming each end face on an end surface of said
13 semiconductor element inside said cutting scribe line and exposing a range from said end face on said
end surface of said semiconductor elements to an inside of said cutting scribe line.

*sub D1
cond.*

³⁴

18. A semiconductor device according to Claim 17, wherein said end face of said conductor protective layer is formed inside said end face of said stress cushioning layer.

*ca
wrd.*

³⁵

19. A semiconductor device according to Claim 17, wherein said end face of said conductor protective layer is formed outside said end face of said stress cushioning layer.

³⁶

20. A semiconductor device according to Claim 17, wherein an end area of said stress cushioning layer is formed so as to become tapered toward said end face of said stress cushioning layer.--